Running BitNet b1.58 inside DRAM by breaking DDR4 timing rules

Show HN: Running BitNet b1.58 inside DRAM by breaking DDR4 timing rules

Operating in show hn launch, Running BitNet b1.58 inside DRAM by breaking DDR4 timing rules operates.

Profile

I have been working on running BitNet b1.58 inside DRAM by intentionally breaking DDR4 timing rules. Also made a visual explainer: https://pcdeni.github.io/CaSA/explainer/ This is tested and works inside commercial off the shelf memory with custom memory controller in the FPGA. The underlying effect is well characterized in academic papers (cmu safari, simra, dram bender, etc). In the process of getting this to work I also made previously undocumented discovery about DDR behaviour: https://pcdeni.github.io/CaSA/explainer/xor-spread.html Overall it is a bit slow, since data (in full rows) needs to be moved even when what is actually needed is only the count of the '1' bits (popcount). To make

The company sits in the show hn launch segment, where it competes on its core product or service.

Directory data places it at the Show HN launch stage.

Website: pcdeni.github.io/CaSA/explainer